中国机械工程学会生产工程分会知识服务平台
主页
文献资源
外文期刊
外文会议
中文期刊
专业机构
生产工程
智能制造
高级检索
关于我们
版权声明
使用帮助
期刊
ISSN
0913-5685
刊名
電子情報通信学会技術研究報告
参考译名
电子信息通信学会技术研究报告:硅器件和材料
收藏年代
2000~2024
全部
2000
2001
2002
2009
2013
2014
2015
2017
2020
2021
2022
2023
2024
2001, vol.101, no.107
2001, vol.101, no.108
2001, vol.101, no.246
2001, vol.101, no.247
2001, vol.101, no.320
2001, vol.101, no.321
2001, vol.101, no.350
2001, vol.101, no.430
2001, vol.101, no.515
2001, vol.101, no.571
2001, vol.101, no.573
2001, vol.101, no.718
2001, vol.101, no.719
题名
作者
出版年
年卷期
MPEG-4 video codec LSI: its features and core technology
Shun-ichi Kurohmaru; Junji Michiyama
2001
2001, vol.101, no.246
Design of general purpose vision chip with PE blocking function
Takashi Komuro; Masatoshi Ishikawa
2001
2001, vol.101, no.246
One-chip 15-frame/s mega-pixel real-time image processor
Hideki Yamauchi; Shigeyuki Okada; Kazuhiko Taketa; Yuh Matsuda; Tugio Mori; Tsuyoshi Watanabe; Shin'ichiro Okada; Yoshitaka Ueda; Hiroki Miura; Akio Kobayashi; Naruhito Takada; Yasoo Harada
2001
2001, vol.101, no.246
Search area sizes optimization for "2-step improved breaking-off-search (2S-IBOS)" motion estimation algorithm and low-power 0.13-μm CMOS motion estimators for MPEG4 encoding
Tomomi Ei; Akira Kotabe; Tomochika Harada; Tadayoshi Enomoto
2001
2001, vol.101, no.246
An image recognition LSI for smart cars implemented using a configurable processor
Yoshihisa Kondo
2001
2001, vol.101, no.246
A pulse-modulation pixel-parallel Gabor filter circuit for image feature extraction
J. Umezawa; S. Nishijima; M. Miyake; T. Morie; M. Nagata; A. Iwata
2001
2001, vol.101, no.246
A pixel-parallel region extraction algorithm for image recognition and implementation on FPGA
T. Nakano; S. Hikomoto; T. Morie; M. Nagata; A. Iwata
2001
2001, vol.101, no.246
High-performance CMOS circuits in sub-100-nm era: issues and solutions
Kazuo Yano; Naoki Kato
2001
2001, vol.101, no.246
A low-power SOI adder using reduced swing charge recycling circuits
Atsuki Inoue; William W. Walker; Vojin G. Oklobdzija; Mutsuaki Kai; Tetsuo Izawa
2001
2001, vol.101, no.246
Dynamically controllable DC level converter (DCLC) technique to reduce power dissipation, and application to high-speed, low-power circuits
Yoshinori Oka; Hiroaki Shikano; Tomochika Harada; Tadayoshi Enomoto
2001
2001, vol.101, no.246
1
2
国家科技图书文献中心
全球文献资源网
京ICP备05055788号-26
京公网安备11010202008970号 机械工业信息研究院 2018-2024