中国机械工程学会生产工程分会知识服务平台

期刊


ISSN0925-1030
刊名Analog Integrated Circuits and Signal Processing
参考译名模拟集成电路与信号处理
收藏年代2000~2024



全部

2000 2001 2002 2003 2004 2005
2006 2007 2008 2009 2010 2011
2012 2013 2014 2015 2016 2017
2018 2019 2020 2021 2022 2023
2024

2024, vol.118, no.1 2024, vol.118, no.2 2024, vol.118, no.3 2024, vol.119, no.1 2024, vol.119, no.2 2024, vol.119, no.3

题名作者出版年年卷期
Design and simulation of assorted functional QQCA circuitsNavidi, Alireza; Khani, Milad; Sabbaghi-Nadooshan, Reza20242024, vol.119, no.2
Design of a CMOS based ring VCO using particle swarm optimisationRaj, Aditya; Majumder, Saikat; Mishra, Guru Prasad20242024, vol.119, no.2
FPGA-enabled lossless ECG signal compression system using an integer adaptive compressorReddy, Palagiri Veera; Tallapragada, V. V. Satyanarayana20242024, vol.119, no.2
A 12.5 Gb/s 1.38 mW all-inverter-based optical receiver with multi-stage feedback TIA and continuous-time linear equalizerYan, Peng; Hong, Chaerin; Chang, Po-Hsuan; Kang, Hyungryul; Annabattuni, Dedeepya; Kumar, Ankur; Fan, Yang-Hang; Liu, Ruida; Rady, Ramy; Palermo, Samuel20242024, vol.119, no.2
An all-digital low-power, low-frequency GRO-based time to digital converter for biomedical applicationsZafarkhah, Elnaz; Zare, Maryam; Anzabi-Nezhad, Nima S.; Sohrabi, Zahra20242024, vol.119, no.2
Model and design of an efficient controller for microgrid connected HRES system with integrated DC-DC converters: ATLA-GBDT approachVechalapu, Kamaraju; Reddy, Chintapalli V. V. S. Bhaskara20242024, vol.119, no.2
An optimization approach control of EV solar charging system with step-up DC-DC converterVenkatesh, R. J.; Priya, R.; Hemachandu, P.; Reddy, Chinthalacheruvu Venkata Krishna20242024, vol.119, no.2
Design and analysis of a low phase noise, wide tunable CMOS based low power VCO with active inductorKadyan, Isha; Kumar, Manoj20242024, vol.119, no.2
An improved blind Gaussian source separation approach based on generalized Jaccard similarityFu, Xudan; Ye, Jimin; Jianwei, E.20242024, vol.119, no.2
A low-power 10Gb/s CMOS clock and data recovery circuit with a quarter-rate phase detectorSafari, Hamed; Baghtash, Hassan Faraji; Aghdam, Esmaeil Najafi20242024, vol.119, no.2
12